发明名称 |
Clock signal selection system, method of generating a clock signal and programmable clock manager including same |
摘要 |
For use with a programmable clock manager (PCM), a selection system and method of generating a clock signal. In one embodiment, the selection system includes a phase selector, having multiple taps, configured to generate multiple phase shifted signals from a reference signal corresponding to an input signal with a fixed phase shift therebetween. The phase selector is further configured to select at least two of the phase shifted signals. The selection system further includes a duty cycle synthesis circuit configured to generate a clock signal having a duty cycle as a function of a phase shift between the selected phase shifted signals.
|
申请公布号 |
US6535043(B2) |
申请公布日期 |
2003.03.18 |
申请号 |
US20010863656 |
申请日期 |
2001.05.23 |
申请人 |
LATTICE SEMICONDUCTOR CORP |
发明人 |
CHEN MINHAN |
分类号 |
G06F13/36;G06F1/10;G06F13/20;H01L21/82;H01L21/822;H01L27/04;H03K5/13;H03K19/0175;H03K19/173;H03K19/177;H03L7/081;H03L7/099;(IPC1-7):H03K3/00 |
主分类号 |
G06F13/36 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|