发明名称 |
Method for generating behavior model description of circuit and apparatus for logic verification |
摘要 |
A method for automatically generating a behavior model description of a circuit that is used with a simulator and a logic verification apparatus. An interface description defining the state transition of input/output signals of a logic circuit module at clock cycle accuracy and a functional description defining the processing function of signals or data of the logic circuit module as a program function are read, and a logic behavior model description of a circuit defining in-circuit behavior and a state transition of input/output signal at clock cycle accuracy is automatically generated.
|
申请公布号 |
US6536031(B2) |
申请公布日期 |
2003.03.18 |
申请号 |
US20010906756 |
申请日期 |
2001.07.18 |
申请人 |
HITACHI, LTD. |
发明人 |
ITO MASAKI;TAKAMINE YOSHIO |
分类号 |
G01R31/28;G06F17/50;H01L21/82;(IPC1-7):G06F17/50 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|