| 摘要 |
PROBLEM TO BE SOLVED: To provide a signal processor capable of efficiently transmitting larger amounts of data than the conventional manner through a single signal line. SOLUTION: A digital signal D- 2 generated by a CPU10 is converted into an analog signal A- 2 having a voltage level corresponding to a 8 bit value within one cock cycle by a D/A converting circuit 11, and then transmitted through a signal line 31 to a signal processor 3. In the signal processor 3, the analog signal A- 2 is converted into a digital signal in each clock cycle by an A/D converting circuit 16, and a digital signal D- 2a thus obtained is outputted to a CPU14.
|
