发明名称 |
Logical circuit delay optimization system |
摘要 |
A logical circuit is configured by connecting a plurality of circuit blocks. A driving ability value computation unit computes a driving ability value required for a target circuit block based on a delay rate of the circuit block indicating a rate of delay of a signal traveling in the circuit block by a load capacity value provided by the circuit block, a driving ability value of a prior stage circuit block prior to the target circuit block, and a load capacity value provided for the target circuit block. A change unit changes the specification of the device used in the target circuit block based on the driving ability value obtained by the driving ability value computation unit.
|
申请公布号 |
US2003051220(A1) |
申请公布日期 |
2003.03.13 |
申请号 |
US20010986916 |
申请日期 |
2001.11.13 |
申请人 |
FUJITSU LIMITED |
发明人 |
OKADA YUMI;MIZUNO RIMI;FURUKAWA EIJI |
分类号 |
G06F17/50;H01L21/82;(IPC1-7):G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|