发明名称 |
Debugging data processing systems |
摘要 |
A data processing system is provided having a main processor 4 and a coprocessor 26. When in a debug mode, the main processor 4 and the coprocessor 26 are supplied with different instructions. The coprocessor 26 is supplied with a coprocessor debug data generation instruction (MCR) whilst the main processor 4 is supplied with a main processor data capture instruction (LDR). The coprocessor 26 responds to the MCR instruction by controlling debug data representing state of the data processing apparatus 2 to be placed upon a data bus 24 from where it is read by the main processor 4 under control of the LDR instruction.
|
申请公布号 |
US6532553(B1) |
申请公布日期 |
2003.03.11 |
申请号 |
US19990407846 |
申请日期 |
1999.09.29 |
申请人 |
ARM LIMITED |
发明人 |
GWILT DAVID JOHN;ROSE ANDREW CHRISTOPHER;MIDDLETON PETER GUY;BULL DAVID MICHAEL |
分类号 |
G06F11/28;G06F9/30;G06F11/36;G06F15/177;(IPC1-7):H02H3/05 |
主分类号 |
G06F11/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|