发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
摘要 PROBLEM TO BE SOLVED: To reduce a leak current by reducing contamination of metal forming the polymetal gate of a MISFET. SOLUTION: A cap insulation film 10a, a W film 9c and a WN film 9b among polycrystal silicon film 9a, WN film 9b, W film 9c and gap insulation film 10a deposited on a gate insulation film 8 on a p-type well 3 (semiconductor substrate) are etched, the polycrystal silicon film 9a as the under layer is over- etched, side wall films SW are formed to the side walls of these films, and the polycrystal silicon film 9a is etched using the side wall film SW as the mask. Thereafter, a light oxide film 11a is formed to the side wall of the polycrystal silicon film 9a by conducting heat treatment in the oxidation atmosphere. As a result, contamination on the gate insulation film 8 by tungsten W and its oxide can be reduced and these substances are diffused into the semiconductor substrate (p type well 3) to prevent increase of a leak current.
申请公布号 JP2003068878(A) 申请公布日期 2003.03.07
申请号 JP20010253028 申请日期 2001.08.23
申请人 HITACHI LTD;NEC CORP 发明人 KUJIRAI YUTAKA;OKUYAMA KOSUKE;HATA KAZUHIRO;OYU SHIZUNORI;NAGAI AKIRA;UCHIYAMA HIROYUKI;KUMOCHI TAKAHIRO;ICHINOSE TERUYUKI
分类号 H01L21/768;H01L21/28;H01L21/60;H01L21/8242;H01L27/092;H01L27/108;H01L29/49;H01L29/78 主分类号 H01L21/768
代理机构 代理人
主权项
地址
您可能感兴趣的专利