发明名称 DEMODULATION TIMING GENERATION CIRCUIT AND DEMODULATOR
摘要 PROBLEM TO BE SOLVED: To provide a demodulation timing generation circuit, which can generate the timing for demodulation of received data in a high precision and accuracy fashion even in various reception situation, and a demodulator using the circuit. SOLUTION: AGC (automatic gain control) control and frequency offset correction are conducted by a burst detection unit 109 and an amplification gain control unit 111 using a synchronization training signal (burst signal) appended at the beginning of a received signal (packet), and subsequently a detection window period for cross-correlation detection is provided, and peak detection of cross-correlation is conducted within the detection window DW by a timing control unit 110, and data corresponding to the peak location is loaded into a counter 11003, which counts a OFDM symbol section at the last part (back end) of the window. According to this arrangement, an optimal FFT timing can be set, regardless of the situation of transmission paths.
申请公布号 JP2003069546(A) 申请公布日期 2003.03.07
申请号 JP20020050819 申请日期 2002.02.27
申请人 SONY CORP 发明人 WAKAMATSU MASATAKA
分类号 H04J11/00;H04B7/26;H04L7/10;H04L27/26 主分类号 H04J11/00
代理机构 代理人
主权项
地址