发明名称 Transistor with intentionally tensile mismatched base layer
摘要 A transistor having a substrate formed of indium phosphide (InP), and having emitter, base and collector layers formed over the substrate such that the base layer is disposed between the emitter and collector layers. The collector layer formed from InGaAs, and the collector layer being doped n-type. The emitter layer formed from InP, and the emitter layer being doped n-type. The base layer formed of indium gallium arsenide (InGaAs), the base layer being tensile mismatched, and doped p-type. A lattice mismatch between the substrate and the base material is greater than 0.2%. In an x-ray rocking curve of the heterojunction bipolar transistor, a peak corresponding to the base layer is separated from a peak corresponding to the substrate layer by at least 250 arcseconds. In one embodiment this results from the percentage of indium in the base layer is less than 51.5%, that is the lattice constant of the base layer is substantially smaller than a lattice constant of the substrate throughout an entire base region.
申请公布号 US2003042503(A1) 申请公布日期 2003.03.06
申请号 US20010883582 申请日期 2001.06.18
申请人 HARTMANN QUESNELL 发明人 HARTMANN QUESNELL
分类号 H01L29/205;H01L29/737;(IPC1-7):H01L31/032 主分类号 H01L29/205
代理机构 代理人
主权项
地址