发明名称 Amplification circuit
摘要 An amplification circuit of the present invention includes a first MOS transistor having a gate to which a first input terminal for inputting a positive logic input signal or a reference potential is connected and a drain to which a first load is connected, a second MOS transistor having a gate to which a second input terminal for inputting a negative logic input signal, which composes differential input signals with the positive logic signal, or the reference potential is connected and a drain to which an output terminal and a second load are connected, and pairing up with the first MOS transistor, and a current source to which sources of the first and second MOS transistors are connected, for supplying a constant current when the difference in voltage between the first and second input terminals is in a predetermined range, and varying the current to be supplied when the difference in voltage is beyond the predetermined range.
申请公布号 US2003042973(A1) 申请公布日期 2003.03.06
申请号 US20020095944 申请日期 2002.03.13
申请人 FUJITSU LIMITED 发明人 NAKA NAOAKI;NAKAMOTO JUNKO;QIAO YANYAN
分类号 H03F3/45;(IPC1-7):G06G7/12 主分类号 H03F3/45
代理机构 代理人
主权项
地址