摘要 |
PROBLEM TO BE SOLVED: To provide a dual-port memory control unit which can adjust the data access timing of a processor by delaying by a certain time and outputting a signal for disapproving a data access request to one of a plurality of processors so that, when a plurality of processors make requests to access data in a memory area, the data in the memory area are stably read and written. SOLUTION: The control unit includes: a memory controller 2 which outputs the request disaproval signal indicating that a data access request made by a 2nd processor cannot be accessed so that a 1st processor is selected and allowed to access data; and delay means 50 and 50a which delay the request disapproval signal outputted through this memory controller. The delay means each includes a clock oscillator and flip-flops which received a clock and delays the signal, and varies the clock frequency of the clock oscillator to vary the delay time.
|