发明名称 SEMICONDUCTOR MEMORY
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor memory having a preferable relieving mode for defective data. SOLUTION: This semiconductor memory is provided with a cell array provided with a normal data section used for normal write-in and read-out of data and a parity data section storing data for test for performing error detection of read-out data from the normal data section, a data buffer holding temporarily read-out data from the cell array and write-in data for the cell array, and an error detecting and correcting circuit generating data for test to be stored in the parity data section from write-in data inputted at write-in of data and performing error detection and correction of read out data based on data read out from the normal data section and data for test read out from the parity data section at read-out of data. (n) bits parallel data is delivered and received between the data buffer and the normal data section of the cell array, and (m) bits parallel data (m<n) is delivered and received between the data buffer and an external input/output terminal.
申请公布号 JP2003059290(A) 申请公布日期 2003.02.28
申请号 JP20020145210 申请日期 2002.05.20
申请人 TOSHIBA CORP 发明人 KOGA MITSUHIRO;YOSHIDA MUNEHIRO;SHINYA HIROSHI
分类号 G06F12/16;G11C11/401;G11C11/403;G11C29/00;G11C29/42;(IPC1-7):G11C29/00 主分类号 G06F12/16
代理机构 代理人
主权项
地址