发明名称 Process for manufacturing an MOS-Transistor
摘要 On a substrate (11) made of monocrystalline semiconductor material, a first layer (12) and a second layer (13) are generated, the first layer (12) being selectively etchable both with respect to the substrate (11) and to the second layer (13). The first layer (12) and the second layer (13) are structured in such a way, that undercutting (121) of the first layer (12) under the second layer (13) is produced, in which the surface of the substrate (11) is exposed. By means of selective epitaxy, a monocrystalline region (16) is generated on the exposed surface of the substrate (11). The process can be used for generating a channel region for a MOS transistor or a base for a bipolar transistor. <IMAGE>
申请公布号 EP0809279(B1) 申请公布日期 2003.02.19
申请号 EP19970114782 申请日期 1992.08.19
申请人 INFINEON TECHNOLOGIES AG 发明人 KLOSE, HELMUT, DR.;MEUL, HANS-WILLI, DR.;MEISTER, THOMAS, DR.;STENGL, REINHARD, DR.
分类号 H01L21/76;H01L21/20;H01L21/331;H01L21/336;H01L29/73;H01L29/732;H01L29/78;(IPC1-7):H01L21/20 主分类号 H01L21/76
代理机构 代理人
主权项
地址