发明名称 Semiconductor device
摘要 A dynamic RAM includes sense amplifiers each formed of a latch circuit consisting of MOSFETs of a first and second conductivity types with the application of a first and second voltages to the sources thereof, respectively, and having a pair of input/output nodes corresponding to a first bit line pair which is connected with a number of dynamic memory cells, and further includes pairs of switching MOSFETs of the first conductivity type which connect selectively an input/output node pair of the latch circuits to a pair of second bit lines provided commonly to a plurality of the first bit line pair in response to the reception of the select signal. The switching MOSFETs have their threshold voltage set smaller in terms of absolute value than the threshold voltage of the MOSFETs of the first conductivity type of the latch circuits, and the select signal has its level of turning off the switching MOSFETs set greater in terms of absolute value than the first voltage with respect to the second voltage.
申请公布号 US2003031066(A1) 申请公布日期 2003.02.13
申请号 US20020245328 申请日期 2002.09.18
申请人 HITACHI, LTD. 发明人 YANAGISAWA KAZUMASA;SASAKI TOSHIO;NAKANISHI SATORU;YASU YOSHIHIKO
分类号 G11C11/409;G11C5/02;G11C7/06;G11C11/407;G11C11/4091;H01L27/10;(IPC1-7):G11C7/00 主分类号 G11C11/409
代理机构 代理人
主权项
地址