发明名称 |
REGISTER, MEMORY MODULE AND MEMORY SYSTEM |
摘要 |
PURPOSE: To provide a register capable of coping with a wide frequency range and without depending on the number of mounted devices. CONSTITUTION: First and second preprocessing flip-flop FF1a and FF1b latch a C/A signal (CAint) inputted in a register 40a with a clock (0.5WCLKint) having a frequency of a half of that of an external clock signal WCLK and its inversion clock. Thus, the C/A signal is temporarily extended to a set of signals (0.5CA-a and 0.5CA-b) having double cycle. Since the signals 0.5CA-a and 0.5CA-b have the double cycle of that of the C/A signal (CAint), first and second post-processing flip-flops FF2a and FF2b can perform the latch operations according to an internal clock signal intCLK generated by a DLL circuit in a state that the sufficient setup time and hold time are secured.
|
申请公布号 |
KR20030011697(A) |
申请公布日期 |
2003.02.11 |
申请号 |
KR20020044985 |
申请日期 |
2002.07.30 |
申请人 |
ELPIDA MEMORY, INC.;HITACHI TOHBU SEMICONDUCTOR, CO., LTD.;HITACHI, CO., LTD. |
发明人 |
FUNABA SEIJI;IIZUKA TAKUO;IKEDA HIROAKI;NISHIO YOJI;SHIBATA KAYOKO;SORIMACHI MASAYUKI;SUGANO TOSHIO |
分类号 |
G11C11/407;G06F12/00;G06F12/06;G11C7/10;G11C8/00;G11C8/06;G11C11/409;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|