发明名称 DYNAMIC SEMICONDUCTOR MEMORY
摘要 PROBLEM TO BE SOLVED: To realize a DRAM of a system in which a device is operated completely by chip area and current consumption being almost same as conventional one and a non-selection word line potential VwL is made a potential being different from an external power source potential. SOLUTION: This DRAM has bit lines and word lines arranged intersecting mutually, a memory cell array having dynamic memory cells consisting of MOS transistors and capacitors arrange and formed at the intersection parts, a decoder for selecting the word line, a word line driving circuit giving a selected word line potential to a word line selected by the decoder and giving a non-selection word line potential to a non-selection word line, and an internal potential generating circuit generating a first power source potential being different from an external power source potential for giving a non-selection word line potential. The non-selection word line is connected to the first power source potential or the external power source potential.
申请公布号 JP2003036675(A) 申请公布日期 2003.02.07
申请号 JP20020205053 申请日期 2002.07.15
申请人 TOSHIBA CORP 发明人 KATO DAISUKE;WATANABE SHIGEYOSHI
分类号 G11C11/407;(IPC1-7):G11C11/407 主分类号 G11C11/407
代理机构 代理人
主权项
地址