发明名称 System architecture synthesis and exploration for multiple functional specifications
摘要 A method is provided for exploring alternative architectures for partitioning computer system resources to execute multiple task specifications. An initial master task graph is formed from the multiple task specifications, the initial master task graph including at least one hierarchical task with pointers to either AND sub-task graphs or XOR sub-task graphs. The initial master task graph is processed to provide a selected number of final master task graphs, each of the final master task graphs comprising a list of AND task graphs. A family of architectures is generated for each of the final master task graphs, each of the architectures generated for a given master task graph being capable of executing every AND task graph included therein. The degree of resemblance in composition, functional capability or performance resulting between architectures from different master task graphs is a function of the correlation between the contents of these master task graphs and not of concern to the user of the aforementioned method.
申请公布号 US2003028578(A1) 申请公布日期 2003.02.06
申请号 US20010918734 申请日期 2001.07.31
申请人 JAIN RAJIV;SU ALAN PEISHENG;BISWAS CHAITALI 发明人 JAIN RAJIV;SU ALAN PEISHENG;BISWAS CHAITALI
分类号 G06F9/00;G06F9/50;G06F17/50;(IPC1-7):G06F9/00 主分类号 G06F9/00
代理机构 代理人
主权项
地址