发明名称 |
Variable width parallel cyclical redundancy check |
摘要 |
Apparatus and method for generating and checking a cyclical redundancy check value wherein a first device calculates a cyclical redundancy check value on a full set of bits of input data to produce a first value and a second device calculates a cyclical redundancy check value on a subset of the full set of bits of input data to produce a second value. One of the values is selected for transmission to a register. The value in the register is fed back to the devices for iterating the cyclical redundancy check value calculation until it has been completed. For checking a cyclical redundancy check value, a comparator compares a calculated, cyclical redundancy check value with the received cyclical redundancy check value or with a constant
|
申请公布号 |
US2003023921(A1) |
申请公布日期 |
2003.01.30 |
申请号 |
US20010825177 |
申请日期 |
2001.04.03 |
申请人 |
COLLIER JOSH D.;ABRAHAM RYAN P. |
发明人 |
COLLIER JOSH D.;ABRAHAM RYAN P. |
分类号 |
H03M13/09;(IPC1-7):H03M13/00 |
主分类号 |
H03M13/09 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|