摘要 |
PURPOSE: A circuit for sharing data using a dual port RAM is provided to use a dual port RAM, thereby transceiving data by using one bus. The circuit is provided to remove a function of a controller without receiving the control of the controller for the transceived data, and to simultaneously proceed write and read processes of MUX and DEMUX during one frame cycle, thereby preventing data loss. CONSTITUTION: A switch(18) sets a path by switching a transmission destination of an inputted subscriber signal. A multiplexing controller(70) detects an overhead signal from the applied subscriber signal, and controls the signal for multiplexing, then outputs the multiplexed signal to the switch(18). A multiplexer(48) multiplexes the inputted overhead signal, and outputs the overhead signal to the multiplexing controller(70). A demultiplexing controller(80) detects overhead from the applied subscriber signal, and controls the signal for demultiplexing, then outputs the demultiplexed signal to the switch(18). A demultiplexer(38) demultiplexes the inputted overhead signal, and outputs the overhead signal to the demultiplexing controller(80). An address generator(90) inputs a system clock signal and a system frame pulse signal, and generates a signal for controlling the multiplexing controller(70), the multiplexer(48), the demultiplexing controller(80), and the demultiplexer(38). Buses(68) transceive a signal.
|