发明名称 |
Circuit structures and methods for high-speed low-power select arbitration |
摘要 |
A method is provided for selecting a participant to issue. The method includes signaling a domino OR gate arbitration device upon a ready request of a participant having a priority, determining within the domino OR gate arbitration device the relative priority of the participant, signaling the domino OR gate arbitration device through an any-request device upon the ready request of a higher priority participant, and issuing the higher priority participant upon determining the higher priority participant to have a priority highest among participants ready for issue. The method includes gating one of a precharge signal and an evaluate signal of the precharged domino OR gate arbitration device by the ready request of the participant. The method further includes latching a result of the domino OR gate arbitration device and a clock signal, and gating the clock signal by the ready signal of the participant.
|
申请公布号 |
US6512397(B1) |
申请公布日期 |
2003.01.28 |
申请号 |
US20010933188 |
申请日期 |
2001.08.20 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
JACOBSON HANS M.;KUDVA PRABHAKAR N.;COOK PETER W.;SCHUSTER STANLEY EVERETT |
分类号 |
G06F13/14;(IPC1-7):H03K17/20 |
主分类号 |
G06F13/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|