发明名称 METHOD FOR SORTING DEFECT OF SEMICONDUCTOR DEVICE, METHOD FOR PREDICTING YIELD OF THE SEMICONDUCTOR DEVICE, METHOD FOR MANUFACTURING THE SEMICONDUCTOR DEVICE, DEFECT-SORTING SYSTEM OF SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE-SORTING APPARATUS, AND PROGRAM USED THEREFOR AND RECORDING MEDIUM
摘要 PROBLEM TO BE SOLVED: To execute an accurate defect fatalness evaluation, a yield prediction and a fault position specification in an in-line defect checking step. SOLUTION: A method for sorting defects of a semiconductor device comprises steps of extracting a wiring position which becomes a fault candidate by superposing layout pattern data of a semiconductor chip with a defecting image, discriminating wirings of the extracted fault candidate according to a wiring function type, and sorting a short-circuit mode type, a disconnection mode type or the like according to a wiring fault mode type.
申请公布号 JP2003023056(A) 申请公布日期 2003.01.24
申请号 JP20010209741 申请日期 2001.07.10
申请人 HITACHI LTD 发明人 HAMAMURA YUICHI;SUGIMOTO ARITOSHI;OKUDA HIROTO
分类号 G01R31/02;G01N21/956;G01R31/302;G06T1/00;G06T7/00;H01L21/66 主分类号 G01R31/02
代理机构 代理人
主权项
地址