发明名称 |
Automatic generation of interconnect logic components |
摘要 |
A program tool automatically generating interconnect logic for a system-on-a-chip is based on a library of operational cores and on a architecture which requires all data exchange between cores to proceed via shared memory, which may be "off-chip'. The architecture includes a data aggregation technique for access to memory with successive levels of arbitration.
|
申请公布号 |
US2003018738(A1) |
申请公布日期 |
2003.01.23 |
申请号 |
US20010919806 |
申请日期 |
2001.08.02 |
申请人 |
BOYLAN SEAN;COBURN DEREK;CREEDON TADHG;DE PAOR DENISE C.;GAVIN VINCENT G.;HYLAND KEVIN J.;HUGHES SUZANNE;JENNINGS KEVIN;LARDNER MIKE;WALSH BRENDAN |
发明人 |
BOYLAN SEAN;COBURN DEREK;CREEDON TADHG;DE PAOR DENISE C.;GAVIN VINCENT G.;HYLAND KEVIN J.;HUGHES SUZANNE;JENNINGS KEVIN;LARDNER MIKE;WALSH BRENDAN |
分类号 |
G06F17/50;(IPC1-7):G06F17/50;G06F15/167 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|