发明名称 |
MEMORY CELL, STORAGE CIRCUIT BLOCK, AND METHOD FOR WRITING DATA |
摘要 |
PROBLEM TO BE SOLVED: To provide a memory cell capable of reducing a writing current, to provide a storage circuit block, and to provide a method for writing data. SOLUTION: Related to a memory cell 12, a second bit line 15 is provided at the position where a storage element 28 is clamped with a bit line 14. The second bit line 15 is at least parallel to the first bit line 14 near the storage element 28, while not contacting to the storage element 28.
|
申请公布号 |
JP2003017662(A) |
申请公布日期 |
2003.01.17 |
申请号 |
JP20010193866 |
申请日期 |
2001.06.27 |
申请人 |
INTERNATL BUSINESS MACH CORP <IBM> |
发明人 |
MIYATAKE HISATADA;SUNANAGA TOSHIO;KITAMURA TSUNEJI |
分类号 |
G11C11/14;G11C11/15;H01L21/8246;H01L27/10;H01L27/105;H01L43/08;(IPC1-7):H01L27/105 |
主分类号 |
G11C11/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|