发明名称 CORRELATION DOUBLE SAMPLING TIMING ADJUSTMENT DEVICE
摘要 PROBLEM TO BE SOLVED: To stably and surely adjust a timing of a correlation double sampling pulse so as to cope with high-speed transfer of electric charges attended with increased number of pixels of an imaging means. SOLUTION: A CDS(Correlation Double Sampling) circuit 25 receives an analog output signal of a CCD 24. The CDS circuit 25 samples and holds a feed-through part of the output signal synchronously with a feed-through clamp pulse FP, samples and holds a pixel signal part of the output signal synchronously with a sample pulse SP, and subtracts the both to eliminate a reset noise and a low frequency noise. In adjusting the timing of the feed-through clamp pulse FP and the sample pulse SP, the CCD 24 outputs an adjustment signal under the instruction of a microcomputer 33. Further, the width of a reset pulse RP is adjusted by utilizing the adjustment signal.
申请公布号 JP2003018477(A) 申请公布日期 2003.01.17
申请号 JP20010196764 申请日期 2001.06.28
申请人 CHINON IND INC 发明人 NAKAMURA HIDEO;HORIGOME GAKUJI
分类号 H01L27/148;G11C27/02;H04N5/335;H04N5/357;H04N5/363;H04N5/372;H04N5/376;H04N5/378;(IPC1-7):H04N5/335 主分类号 H01L27/148
代理机构 代理人
主权项
地址