发明名称 Barrier enhancement process for copper interconnects
摘要 A damascene process for introducing copper into metallization layers in microelectronic structures includes a step of forming an enhancement layer of a metal alloy, such as a copper alloy or Co-W-P, over the barrier layer, using PVD, CVD or electrochemical deposition prior to electrochemically depositing copper metallization. The enhancement layer has a thickness from 10mu to 100mu and conformally covers the discontinuities, seams and grain boundary defects in the barrier layer. The enhancement layer provides a conductive surface onto which a metal layer, such as copper metallization, may be applied with electrochemical deposition. Alternatively, a seed layer may be deposited over the enhancement layer prior to copper metallization.
申请公布号 US2003010645(A1) 申请公布日期 2003.01.16
申请号 US20020172767 申请日期 2002.06.14
申请人 MATTSON TECHNOLOGY, INC. 发明人 TING CHIU H.;IVANOV IGOR
分类号 C25D7/12;C23C14/16;C23C16/06;H01L21/288;H01L21/3205;H01L21/768;H01L23/52;H01L23/532;(IPC1-7):C23C28/00;C23C28/02;C25D3/00;C25D3/56;C25D3/38;C25D3/58;C25D3/66;C25D5/10;C25D5/48 主分类号 C25D7/12
代理机构 代理人
主权项
地址