发明名称 METHOD FOR FABRICATING PMOS FET
摘要 PURPOSE: A method for fabricating a PMOS FET is provided to form a shallow junction and improve an electrical characteristic of a semiconductor device by performing a germanium ion implantation process for forming a source/drain electrode. CONSTITUTION: A gate electrode(10) including a gate oxide layer is formed on an N-type semiconductor substrate. A P-type lightly doped region(20) is formed on an upper portion of the N-type semiconductor substrate of both sides of the gate electrode(10) including the gate oxide layer. An insulating layer spacer(30) is formed on both the sidewalls of the gate electrode(10). A source/drain region is formed by implanting germanium ions into the semiconductor substrate. A P-type doping process is performed on an entire surface of the semiconductor substrate.
申请公布号 KR20030003381(A) 申请公布日期 2003.01.10
申请号 KR20010039118 申请日期 2001.06.30
申请人 HYNIX SEMICONDUCTOR INC. 发明人 KIM, JIN GWAN
分类号 H01L21/334;(IPC1-7):H01L21/334 主分类号 H01L21/334
代理机构 代理人
主权项
地址
您可能感兴趣的专利