发明名称 LAYOUT INSPECTION METHOD AND LAYOUT INSPECTION APPARATUS
摘要 PROBLEM TO BE SOLVED: To detect crossing of the wiring on different wiring layers, determine and search the location of short circuit error and permit to search for a plurality of short circuit error locations in relation with the layout inspection method. SOLUTION: The layout inspection method and apparatus are provided with short circuit error extracting means that search for short circuit errors, wiring direction inspection means, detection means for individual wiring layers and short circuit error composing means. Therefore they can exclude connectionless wiring and add wiring direction data to short circuit errors by inspecting even the wiring layer on which a short circuit error occurs, searching even the layout data that have short circuit errors at a plurality of locations and searching for short circuit errors of individual wiring layers.
申请公布号 JP2003006268(A) 申请公布日期 2003.01.10
申请号 JP20010193409 申请日期 2001.06.26
申请人 NEC MICROSYSTEMS LTD 发明人 MAEDA YUKISHIGE
分类号 G06F17/50;H01L21/82;(IPC1-7):G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址