发明名称 SEMICONDUCTOR MEMORY
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor memory in which two or more defective cell columns can be relieved without increasing circuit scale. SOLUTION: This device switches an electrical connection state between a data input/output circuit and a memory cell column being not adjacent and between a column selection signal generating circuit and a memory cell column being not adjacent. The device is provided with connection switching circuits 12 having the same element numbers as one stage shift redundant circuit having one fuse group corresponding to a plurality of memory cell columns, when defect is caused in a memory cell column and a data line DBA in memory cell arrays 11A, 11B, shift operation is performed for the data line DBA or the like corresponding to a memory cell column for redundancy and a memory cell column for redundancy by cutting off a fuse corresponding to a defective point.
申请公布号 JP2003007078(A) 申请公布日期 2003.01.10
申请号 JP20010189518 申请日期 2001.06.22
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 KURUMADA MAREFUSA
分类号 G11C29/04;G11C29/00;(IPC1-7):G11C29/00 主分类号 G11C29/04
代理机构 代理人
主权项
地址