发明名称 Data processing apparatus having DRAM incorporated therein
摘要 The present invention can be introduced to an architecture such as a personal computer or an amusement equipment for realizing a high-speed graphic processing. In the case where a frame buffer, a command memory and an image processor are integrated in one chip in order to improve the drawing performance of an image processing device, each of the frame buffer and the command memory is constructed by a plurality of identical memory modules and the same row address is allotted to each memory module, thereby increasing the memory address depth. Thereby, it is possible to realize an incorporated frame buffer and an incorporated command memory each of which has a large capacity when seen from the image processor.
申请公布号 US6504548(B2) 申请公布日期 2003.01.07
申请号 US20010961262 申请日期 2001.09.25
申请人 HITACHI, LTD. 发明人 YAMAGISHI KAZUSHIGE;SATO JUN;MIYAMOTO TAKASHI
分类号 G09G5/39;G09G5/393;G09G5/399;G11C7/10;(IPC1-7):G06F15/76 主分类号 G09G5/39
代理机构 代理人
主权项
地址