发明名称 Increasing priority encoder speed using the most significant bit of a priority address
摘要 A method of generating a priority address using a priority encoder that includes the steps of: (1) providing a plurality of match signals from a CAM cell memory array to the priority encoder, (2) generating a most significant address bit of the priority address in response to a first set of the match signals, and (3) generating a least significant address bit of the priority address in response to the most significant address bit and a second set of the match signals. In one embodiment, step (3) is implemented by splitting the determination of the least significant address bit into two separate determinations, and the using the most significant address bit to select the result of one of these two separate determinations. Using the most significant address bit to help determine the least significant address bit significantly increases the speed of determining the least significant address bit, thereby increasing the overall speed of the priority encoder. Another embodiment includes a priority encoder that includes a first address generator for generating the most significant address bit in response to the first set of match signals, and a second address generator for generating the least significant address bit in response to the second set of match signals and the most significant address bit.
申请公布号 US6505271(B1) 申请公布日期 2003.01.07
申请号 US19990439968 申请日期 1999.11.12
申请人 INTEGRATED DEVICE TECHNOLOGY, INC. 发明人 LIEN CHUEN-DER;WU CHAU-CHIN
分类号 G06F12/06;G11C15/00;(IPC1-7):G06F12/06 主分类号 G06F12/06
代理机构 代理人
主权项
地址