首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
摘要
申请公布号
JP3363051(B2)
申请公布日期
2003.01.07
申请号
JP19970054119
申请日期
1997.02.21
申请人
发明人
分类号
C08F6/02;C08F6/06;C08F12/24;(IPC1-7):C08F6/06
主分类号
C08F6/02
代理机构
代理人
主权项
地址
您可能感兴趣的专利
COVER FOR MANHOLE
INTERMEDIARY COMPOUNDS FOR HEMISYNTHESIS OF TAXANES AND PREPARATION OF THEM
METHOD OF PREPARING RETROVIRAL PROTEASE INHIBITOR INTERMEDIATES
INTELLIGENT INTERFACE ESPECIALLY FOR INTEGRATED BOARD INFORMATION SYSTEMS
USE OF PIPERIDINE-CARBOXYLIC ACID DERIVATIVES FOR PRODUCING PHARMACEUTICAL COMPOSITIONS SUITABLE FOR REDUCING BLOOD GLUCOSE
ANALOGS OF PARATHYROID HORMONE
IMPACT MODIFIER FOR POLYAMIDES CONTAINING AN ELASTOMER AND A HALOGENATED ISOOLEFIN COPOLYMER
COMBINATION OF DEHYDROEPIANDROSTERONE AND AROMATASE INHIBITORS AND USE OF THIS COMBINATION TO PRODUCE A MEDICAMENT FOR TREATING RELATIVE AND ABSOLUTE ANDROGEN DEFICIENCY IN MEN
PROCESS FOR THE SYNTHESIS OF CURCUMIN-RELATED COMPOUNDS
ASYNCHRONOUS TRANSFER MODE SYSTEM, AS WELL AS METHOD OF TRANSPORTING USER INFORMATION IN ASYNCHRONOUS TRANSFER MODE CELLS OF SUCH A SYSTEM
LOWER-ENERGY HYDROGEN METHODS AND STRUCTURES
SAFETY SWITCH
LUMINAIRE
Unified end-to-end security methods and systems for operating on insecure networks
Cache coherency test system and methodology for testing cache operation in the presence of an external snoop
Transformational raid for hierarchical storage management system
Sense amplifier control of a memory device
Method and apparatus for operating an array of storage devices
High speed dynamic differential logic circuit employing capacitance matching devices
Data processor having data bus and instruction fetch bus provided separately from each other