发明名称 METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
摘要 PURPOSE: A method for fabricating a semiconductor device is provided to increase an operating speed by decreasing capacitance caused by a void inside a plasma enhanced tetra-ethyl-ortho-silicate(PETEOS) oxide layer, and to reduce stress of a passivation layer by making a thin silicon nitride layer. CONSTITUTION: An underlying insulation layer(51) is formed on a semiconductor substrate having a predetermined structure. A metal interconnection(53) is formed on the underlying insulation layer. The PETEOS oxide layer(55) as a lower passivation layer is formed on the entire surface, wherein the PETEOS oxide layer has a thickness larger than that of the metal interconnection to form a void(59) inside the PETEOS oxide layer. A silicon nitride layer(57) as an upper passivation layer is formed on the PETEOS oxide layer.
申请公布号 KR20030000133(A) 申请公布日期 2003.01.06
申请号 KR20010035793 申请日期 2001.06.22
申请人 HYNIX SEMICONDUCTOR INC. 发明人 PARK, YEONG BAE
分类号 H01L21/31;(IPC1-7):H01L21/31 主分类号 H01L21/31
代理机构 代理人
主权项
地址
您可能感兴趣的专利