| 摘要 |
<p>A decimator is provided that selectively varies the output sampling rate of an integer decimating device, such that the average output sampling rate corresponds to a desired output sampling rate. The output sampling rate varies such that an output sample is provided selectively after N input samples, or after N+1 input samples, to provide an output-to-input sampling ratio that is between N and N+1. This process introduces phase jitter as the sampling frequency varies between 1/N and 1/(N+1), but if the oversampling rate is high, and therefore N is high, as is typical of many applications that employ oversampling, the relative magnitude of the phase jitter is slight. A fractional accumulator is used to control whether the output occurs after N or N+1 input cycles, and is clocked by the input sampling clock, thereby minimizing the complexity of the embodiment.</p> |
