发明名称 |
Method for converting a logic circuit model |
摘要 |
The states of a logic circuit block are set as operation start states and operation end states. An instruction to be analyzed is selected from input/output instruction information. An input signal corresponding to the selected instruction is applied to an RT (Register Transfer)-level model that is in the operation start state. Then, the input signal value applied to the RT-level model is changed. In order to extract operation of the logic circuit block, the RT-level model is analyzed until it reaches the operation end state. An operation model of the logic circuit block is produced based on the extracted operations. In this way, the model of the logic circuit block specifically described at RT level can be converted into a high abstraction-level model including no concept of time.
|
申请公布号 |
US2003005393(A1) |
申请公布日期 |
2003.01.02 |
申请号 |
US20020180297 |
申请日期 |
2002.06.27 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
KAWAMOTO ISAO |
分类号 |
G01R31/28;G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|