发明名称 |
Fast frame synchronization |
摘要 |
A receiver for receiving synchronized digital transmissions organized in frames, each frame having a frame start, has a clock for generating pulses at time intervals with respect to a time reference and a counter for generating a count of the time intervals with respect to the time reference. A/D converters sample the digital transmission using the pulses from the clock. A cyclic prefix correlator detects the frame start during a count corresponding to an A/D sample. This count is indicative of the time interval during which the frame start was detected with respect to the reference. A memory is provided for storing a plurality (typically 36) counts indicative of the time interval during which the frame start was detected. A pointer is generated from the counts stored in memory. The pointer is indicative of a projected time interval during which a future frame start is expected to arrive. This projected time interval is computed by using a lead/lag digital filter and an oscillator responsive to the digital filter. One or more portions of the receiver are implemented using a programmable signal processor.
|
申请公布号 |
US6501810(B1) |
申请公布日期 |
2002.12.31 |
申请号 |
US19980170174 |
申请日期 |
1998.10.13 |
申请人 |
AGERE SYSTEMS INC. |
发明人 |
KARIM MOHAMMAD REZ;CUPO ROBERT LOUIS;SARRAF MOHSEN;ZARRABIZADEH MOHAMMAD |
分类号 |
G08B17/107;G08B29/14;G08B29/18;H04L27/26;(IPC1-7):H04L7/00;H04L7/08 |
主分类号 |
G08B17/107 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|