发明名称 |
Implementing semaphores in a content addressable memory |
摘要 |
A network processor application-specific integrated circuit (ASIC) includes a plurality of processor devices each adapted to generate a semaphore operation request. A request arbiter, having connections to the plurality of processor devices, is provided to determine the semaphore operation request from one of the plurality of processor devices to be forwarded. A content addressable memory (CAM) is provided to store a data set. A CAM control state machine interconnects the request arbiter and the CAM, and implements a semaphore operation requested by one of the plurality of processor devices to the content addressable memory to access the data set.
|
申请公布号 |
US2002199057(A1) |
申请公布日期 |
2002.12.26 |
申请号 |
US20010892285 |
申请日期 |
2001.06.26 |
申请人 |
SCHROEDER JACOB J.;ANDREAS MAGNUSSEN;ANDREASSEN JENS K.;KOCK STEEN V. |
发明人 |
SCHROEDER JACOB J.;ANDREAS MAGNUSSEN;ANDREASSEN JENS K.;KOCK STEEN V. |
分类号 |
G06F9/46;(IPC1-7):G06F12/00 |
主分类号 |
G06F9/46 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|