发明名称 DATA READING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a reading circuit in a data bus to be used in a computer system or the like capable of quickening a reading time for reading the same data from a plurality of registers or the like, and for confirming the data by comparing the data with an expected value. SOLUTION: This data reading circuit for reading a plurality of data through a data bus is provided with a logical sum means for calculating the logical sum of those data when there is not any inversion signal, and for outputting the logical sum data to the data bus and a logical product means for calculating the logical product of those data by inverting the data when there is any inversion signal, and for outputting the logical product data to the data bus.
申请公布号 JP2002373123(A) 申请公布日期 2002.12.26
申请号 JP20010181419 申请日期 2001.06.15
申请人 ADVANTEST CORP 发明人 YASUI TAKAHIRO
分类号 G06F13/00;(IPC1-7):G06F13/00 主分类号 G06F13/00
代理机构 代理人
主权项
地址