发明名称 Detection and correction circuit for blind equalization convergence errors
摘要 An apparatus processes an equalizer output signal. The equalizer output signal is formed by transmitting an alternate mark inversion input signal over a channel and passing the transmitted signal through an adaptive equalizer. The apparatus includes a correlator circuit block that detects an incorrect convergence of the adaptive equalizer and outputs a correlator output signal. A corrector filter receives the equalizer output signal and the correlator output signal, and applies a correction to the equalizer output signal based on the correlator output signal, to form a corrected signal that is substantially a time delayed copy of the input signal.
申请公布号 US2002196873(A1) 申请公布日期 2002.12.26
申请号 US20010885777 申请日期 2001.06.20
申请人 PEON ROGELIO;VILA PABLO;ROYO ANDER 发明人 PEON ROGELIO;VILA PABLO;ROYO ANDER
分类号 H04L25/03;(IPC1-7):H04L27/06 主分类号 H04L25/03
代理机构 代理人
主权项
地址