发明名称 NETWORK SYNCHRONIZATION METHOD, LSI, BUS BRIDGE, NETWORK DEVICE, AND PROGRAM
摘要 <p>PROBLEM TO BE SOLVED: To reduce frequency fluctuations caused at synchronization control of an isochronous cycle in a network such as a network, where a bridge interconnects an IEEE 1394 bus and a plurality of 1394 buses, that synchronizes interconnected devices, by periodically informing the devices of the time information of the network or the like. SOLUTION: A master portal 80A applies overwrite processing to a value of its own cycle time register by the time information set to a received cycle start packet. At the master portal, a synchronization pulse is generated each time a cycle offset reaches a predetermined value. An error detection section of a portable 80B detects error on the basis of its own cycle offset in a timing, when receiving the synchronous pulse outputted from the master portal 80A, and an adjustment value generating section calculates the time adjustment value of the isochronous cycle depending on the error and reflects the value on an isochronous cycle period of its own cycle time register.</p>
申请公布号 JP2002374231(A) 申请公布日期 2002.12.26
申请号 JP20010181220 申请日期 2001.06.15
申请人 NEC CORP 发明人 DOMON WATARU
分类号 G04G7/00;G06F1/14;G06F13/00;H04J3/06;H04L7/00;H04L12/28;H04L12/40;H04L12/46;H04L12/64 主分类号 G04G7/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利