| 摘要 |
The present invention relates to a phase-locked loop (PLL) circuit and, more particularly to a PLL with a phase lock detection circuit. The PLL circuit includes a phase detector, a charge pump, a loop filter, a voltage controlled oscillator (VCO), a frequency divider, and a phase lock detection circuit having two current charging/discharging circuits with first and second constant current sources for generating a phase lock signal having a pulse form through charging/discharging a capacitor. A voltage level of the capacitor is changed with a hysteresis characteristic. In the out-of-lock state of the PLL circuit, the discharging speed of the capacitor is faster than the charging speed thereof. In the phase lock state of the PLL circuit, the charging speed of the capacitor is faster than the discharging speed thereof. Since the charging/discharging operation of the capacitor is executed linearly and symmetrically, the phase lock detection circuit according to the present invention can obtain stable phase lock information. In addition, it is able to forecast the result of the phase lock state apart from a process variation by using the current mirror.
|
