发明名称 Local interconnection process for preventing dopant cross diffusion in shared gate electrodes
摘要 Disclosed is a process of electrically coupling the gate electrodes of an N-type transistor and a P-type transistor without causing substantial cross diffusion of P-type dopants into the N-type gate electrode and N-type dopants into the P-type gate electrode. This is possible because some or all annealing and diffusion steps are performed while the N-type and P-type gate electrodes are physically isolated from one another. Also disclosed is a Silicide as Diffusion Source process in which dopant atoms implanted in silicide regions diffuses out of the silicide regions and into the substrate to form source and drain diffusions. During this diffusion step adjacent N-type and P-type gate electrodes remain unconnected to prevent cross diffusion. Then, these two electrodes are electrically connected by a local interconnect. The local interconnection is a conductive path formed at about the level of the polysilicon (i.e., below a first metallization layer and above a substrate) and between two adjacent gate electrodes. In one case it is a tungsten plug formed in the space between an N-type polysilicon gate and a P-type polysilicon gate. In another case, it is a titanium nitride layer connecting the N-type and P-type polysilicon gates.
申请公布号 US6495408(B1) 申请公布日期 2002.12.17
申请号 US20000477170 申请日期 2000.01.04
申请人 LSI LOGIC CORPORATION 发明人 HSIA SHOULI;TSAI JIUNN-YANN
分类号 H01L21/768;H01L21/8238;H01L23/485;(IPC1-7):H01L21/823;H01L29/76 主分类号 H01L21/768
代理机构 代理人
主权项
地址