CONTROLLABLE DELAY CIRCUIT FOR DELAYING AN ELECTRIC SIGNAL

摘要

The invention relates to a controllable delay circuit (2) for delaying an electrical input signal (4) wherein the controllable delay circuit (2) is arranged for receiving an input signal (4) and at least one control signal (6), wherein, in use, the delay circuit (2) delays the input signal (4) by a delay for generating an output signal (8), wherein the delay is a function of the at least one control signal (6), wherein the delay circuit (2) comprises a first module (10) for generating a base signal (11) and at least one support signal (12) on the basis of the input signal (4) and the at least one control signal (6), wherein, in use, the phase and/or the amplitude of the at least one support signal (12) is controllable with respect to the phase and /or the amplitude of the base-signal (11) by means of the at least one control signal (6), wherein the delay circuit (2) also comprises a second module (14) connected to the first module (10), which second module (14) comprises a signal-conductor (16) and at least one support conductor (18), wherein the signal conductor (16) and the at least one support conductor extend (18), at least over a part of the conductors, essentially parallel to one another in one another's vicinity, wherein, in use, the first module (10) supplies the base signal (11) to a first end of the signal conductor (16) for generating an output-signal (8) at a second end of the signal conductor (16), and wherein, in use, the first module (10) supplies the at least one support signal (12) to the at least one support conductor (18).