发明名称 Integrated circuits and manufacturing methods
摘要 A method of filling gaps between adjacent gate electrodes of a semiconductor structure. A self-planarizing material is deposited over the structure. A first portion of such material flow between the gate electrode to fill the gaps and a second portion of such material becomes deposited over tops of the gate electrodes and over the gaps to form a layer with a substantially planar surface. A phosphorous dopant is formed in the second portion of the self-planarizing material. Thus, relatively small gaps may be filled effectively with a layer having a very planar surface for subsequent photolithography. The phosphorous dopant provides gettering to remove adverse effects of alkali contaminant ions which may enter the gap filling material. The dielectric constant of the material filing the gaps, i.e., the first portion of the gap filling material, being substantially free of such contaminants, has a relatively low dielectric constant thereby reducing electrical coupling between adjacent electrodes. The self-planarizing material is a flowable material. The flowable oxide may be spun on or may be deposited by gaseous deposition. The phosphorous dopant may be provided by, for example: implanting phosphorous ions into the second portion of the self-planarizing layer and heating the material to both cure such material and activate the phosphorous ions; depositing a phosphorous doped layer over the layer of self-planarizing material, heating the structure to out-diffuse the phosphorous dopant into the second portion of the self-planarizing material and selectively removing the deposited layer; or by curing the spun-on self-planarizing material in a phosphine environment.
申请公布号 US6492282(B1) 申请公布日期 2002.12.10
申请号 US19970846925 申请日期 1997.04.30
申请人 SIEMENS AKTIENGESELLSCHAFT 发明人 TOBBEN DIRK;WEIGAND PETER;ILG MATTHIAS
分类号 H01L21/3205;H01L21/3105;H01L21/316;H01L21/318;H01L21/768;H01L23/52;H01L23/522;H01L29/78;(IPC1-7):H01L21/316 主分类号 H01L21/3205
代理机构 代理人
主权项
地址