Clock distribution circuit

摘要

A user circuit unit is configured by a gate array, a PLT circuit is configured in a microprocessor macro unit, a clock frequency output from the PLL circuit in the microprocessor macro unit is directly distributed to auser circuit unit (CLK 3), and the clock frequency distributed to the user circuit unit is distributed to the microprocessor macro unit through a frequency divider configured by the user circuit unit.