发明名称 |
Logic verification method and apparatus for logic verification |
摘要 |
After a logic verification is made in a low-hierarchical block, a logic verification is made in a high-hierarchical block circuit in a state that the low-hierarchical block is not the subject of comparison. Even if the number of input ports in the low-hierarchical block increases due to a change of the circuit, logical equivalence of the high-hierarchical circuit is verified by using equivalence information of the input ports.
|
申请公布号 |
US6490710(B1) |
申请公布日期 |
2002.12.03 |
申请号 |
US20000630412 |
申请日期 |
2000.08.01 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
WADA YASUSHI |
分类号 |
G01R31/28;G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|