摘要 |
Aspects for generating CRT timing signals in a graphics accelerator are described. A method aspect includes shifting reference count values forward by a predetermined count period. A single comparator is utilized to perform a plurality of comparisons between CRT timing signals and at least one of the reference count values during the predetermined count period. Further, compensation for the shifting forward occurs by shifting back signals output from the single comparator. With the present invention, CRT timing signals are generated through time-shifting of relevant signals. The time-shifting further allows the utilization of a single comparator, which reduces the logic gate requirement and thus the area and cost.
|