发明名称 AUTOMATIC WIRING METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an automatic wiring method for a semiconductor integrated circuit which does not cause a phase difference up to a terminal cell without inserting a buffer cell. SOLUTION: In the semiconductor integrated circuit, wiring patterns different in wiring length, wiring width, and wiring material quality are combined, concerning a plurality of wiring patterns prepared in advance, prior to wiring so that the resistance values of the wiring from a clock driver cell to the above terminal cell may be roughly the same, when supplying a plurality of terminal cells with clock signals from the above clock driver cell.
申请公布号 JP2002343865(A) 申请公布日期 2002.11.29
申请号 JP20010145609 申请日期 2001.05.15
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 MASUNO WATARU;DOI ATSUSHI
分类号 G06F17/50;H01L21/3205;H01L21/82;H01L21/822;H01L23/52;H01L27/04;(IPC1-7):H01L21/82;H01L21/320 主分类号 G06F17/50
代理机构 代理人
主权项
地址