发明名称 Shared memory tracing apparatus
摘要 A signal processing apparatus in which an LSI includes a memory and a plurality of blocks for making access to the memory is provided with a trace control block 170 for tracing in a specific region of the memory the history of access by a required memory access block based on a setting by a microcomputer 110 so as to allow easy analysis of the cause in the event a trouble. Also, a quasi mediation block 180 is provided in a mediation block 150, which accepts a memory use request signal from other memory access block while tracing of access history is being performed and sends back a memory use approval signal without actually making access to an internal memory 160. In the event of a trouble, an analysis of the cause can be easily made by reading a specific tracing region of the internal memory 160 out from outside.
申请公布号 US6484243(B1) 申请公布日期 2002.11.19
申请号 US20000554220 申请日期 2000.08.31
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. 发明人 UEDA YASUSHI;WATANABE TAKAHIRO
分类号 G06F11/22;G06F11/34;(IPC1-7):G06F11/34 主分类号 G06F11/22
代理机构 代理人
主权项
地址