摘要 |
In a frequency synthesizer with a phase locked loop a charge pump (2) is present with an idle path (5-C, 6-C, 7, 8). The idle path (5-C, 6-C, 7, 8) is activated only shortly before an up or down pulse appears at an output (15, 16) of a phase frequency detector (1) and the idle path (5-C, 6-C, 7, 8) is disabled shortly after the disappearance of an up or down signal. Means (20) to generate a signal for controlling the enablement and disablement of the idle path (5-C, 6-C, 7, 8) may comprise a down-counter divider (30) or a zipper divider (35).
|