发明名称 Contact escape pattern
摘要 A substrate for electrically connecting to an integrated circuit, where the integrated circuit has differential pairs of signals that are associated with differential pairs of integrated circuit contacts. Differential pairs of substrate contacts are disposed on a first substrate layer in alignment with the differential pairs of integrated circuit contacts. Differential pairs of vias are also disposed on the first substrate layer, and extend to at least one underlying substrate layer. The differential pairs of vias make electrical connections with the differential pairs of substrate contacts. Each via within a given one of the differential pairs of vias is disposed within a column with each other on the first substrate layer. The columns for each of the differential pairs of vias are in a substantially parallel arrangement one with another. Differential pairs of traces are disposed on the at least one underlying substrate layer. The differential pairs of traces make electrical connection with the differential pairs of vias. Each trace within a given one of the differential pairs of traces is disposed adjacent each other, and routed to a peripheral portion of the at least one underlying substrate layer in a substantially side by side arrangement.
申请公布号 US6479319(B1) 申请公布日期 2002.11.12
申请号 US20010839925 申请日期 2001.04.20
申请人 LSI LOGIC CORPORATION 发明人 MORA LEONARD L.;GHAHGHAHI FARSHAD
分类号 H01L23/498;(IPC1-7):H01L21/44;H01L21/82 主分类号 H01L23/498
代理机构 代理人
主权项
地址