发明名称 LSI INSPECTION DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a general-purpose LSI inspection device that can reduce cost and is small by reducing the number of RAMs built in the LSI inspection device and the number of words. SOLUTION: The LSI inspection device 101 comprises a signal saving circuit 104 and a test bench circuit 103 comprising an FPGA. The test bench circuit 103, in which a built-in logic circuit has a specific circuit configuration adapted to an inspected device 100, comprises transmitting and receiving circuits 111a to 111c for input/output signals 200 of the inspected device, and an inspection signal generating circuit 112, to thereby generate the input/output signals 200 of the inspected device. The signal saving circuit 104 comprises receiving circuits 111c for the input/output signals 200 of the inspected device 100, and a saved signal selecting circuit 115 for selectively writing received data 237 supplied from the receiving circuits 111c into a signal saving RAM 110, to thereby save the input/output signals 200 of the inspected device 100.
申请公布号 JP2002311095(A) 申请公布日期 2002.10.23
申请号 JP20010113434 申请日期 2001.04.12
申请人 TRITEC:KK 发明人 AZUMAI HIDEO;NISHIMURA HISAYA
分类号 G01R31/28;G01R31/3183;(IPC1-7):G01R31/28;G01R31/318 主分类号 G01R31/28
代理机构 代理人
主权项
地址